Array
(
    [var] => cut_url
)
<pre>Array ( [var] => cut_url ) </pre> Resume for Aijaz B. for Engineer / Automotive & Transport Production in Sweden. Search More Resumes for Engineer on Resumark.com #CR2QKCK9V
 

Search Resumes

Post Jobs
 


Job Seekers:
Post Your Resume


 

Resume for Aijaz B. for Engineer / Automotive & Transport Production in Sweden




Occupation: Engineer Industry: Automotive & Transport Production
Country: Sweden City:
State: ZIP:



View Complete Resume   Download Resume [
Array
(
    [name] => cut_url
)
MS WORD]
Share Share


< Back to search results Preview: For the complete resume and contact info please download it.

Array
(
    [var] => content
    [type] => preview
)
Array
(
    [var] => cut_url
)

Mr. Aijaz B.

Home: , Mobile:

Email:  

Profile

A diligent and energetic young man with MSc Elec Engg SystemOnChip from Linkoping University, Sweden, ready to expand upon current set of skills and knowledge in the field of VLSI design. Having completed a project at , Jarfalla, Sweden, I feel confident in my ability to assimilate knowledge quickly and to produce qualitative and timely results.

Objectives

To be an excellent engineer in the field related to VLSI Front End Design – Computer aided design CAD, verification and synthesis using FPGAs and Structured ASICs. To put my practical knowledge in Design for testability DFT techniques, acquired through the final project, to good use. To keep on acquiring key competences as assets intended for continued personal development, as well as success of the company.

Latest Education

Degree University Year of Passing
M.Sc. Electrical Engineering Linkoping University, Sweden                         June
 

Technical Skills

Skill Details
HDLs VHDL, Verilog.
High Level Languages C, C++.
EDA Tools ModelsimSE ., Altera Quartus II, Altium Designer , HDL Designer, Precison Synthesis.
DFT Tools DTT Advisor DFT, Flextest ATPG, Leonardo Spectrum Synthesis and Trainer Boundary Scan trainer.
Formal Verification Open Verification Library.
Hardware skills RTL coding, behavioral coding, synthesis, verification, Debugging, FPGA Prototyping.
Operating Systems Windows XP//, Unix, Linux, Sun Solaris .
FPGAs used VirtexP, Cyclone and Spartan families.
Knowledge Digital design, VLSI Design and validation, Design for Testability DFT techniques like ATPG, Boundary Scan, LBIST, MBIST. Computer Organization & architecture, Embedded system design
 

Work Experience

Master’s Thesis at SAAB Aerotech AB                                                                         June – Nov  

Work involved the enhancement of an embedded test and debug framework based on boundary scan . I was extensively involved in creating modules using C, running on a PowerPC processor and under a real time operating system. 

Some of my major accomplishments include: 

  • Learned & utilized boundary scan.
  • Created local storage for test vectors and enabled embedded testing and debugging.
  • Added memory management and file storage capabilities
  • Automated test vector generation and testing of BIST enabled devices.
  •  
     

    I gained considerable insight into embedded C based development during this job. It taught me how to solve real world technical issues and manage complex projects efficiently.

    Major Courses & Academic Projects 

  • Design for test of Digital systems Course. I learned about defects, fault models, test generation, preparation and application and other DFT techniques including BIST. We used the DFT tool suite from Mentor graphics. Course webpage:
  •  
  • Modifying, analyzing, generating sound & video signals Project. The input sound signal was manipulated for frequency modulation, amplification, channeling and graphical representation, using VHDL on an FPGA board development & prototyping environment. Course webpage:
  •  
  • H/W Implementation of Quick sort algorithm Project. The quick sort algorithm was implemented using VHDL followed by simulation and synthesis. The tradeoffs between speed and size were explored. Course webpage:
  • Bluetooth Baseband controller using VHDL Project. The error correction schemes of the Bluetooth baseband controller were modeled using VHDL. The design was then verified using Altium’s ‘Livedesign’ software on the ‘Altium Livedesign Nanoboard’. Course webpage:
  • Academic Publication

                                 I am currently involved in the publication of a monograph on the subject of ‘Embedded Boundary Scan testing’ with , a German book publishing company. This monograph tracks my approach to achieving the targets described in the work experience section above. It is written in a clear, easy to understand manner. The work for the impending publication is going on and can be confirmed by contacting the acquisition editor for VDM through email as shown below. 

    Reference 

    Anders Uggla, Senior Test Engineer, SAAB Avionics and Test Solutions

    Tel: Email:  

    Margit Schmöltz, Acquisition Editor, VDM Publishing House

    Tel: , Email:


    Cancel
    Not Enough Credits
    Sorry, but you don't have enough credits to download this resume.

    Purchase more credits
    Not Available
    Sorry but this resume is not available for download. Please choose another!

    Close
    Confirm Download

    Would you like to download  for 1 credit?

    You have  credits left.

    Yes No 

    Don't ask me again
    Confirm View Complete Resume

    Would you like to view  for 1 credit?

    You have  credits left.

    Yes No 

    Don't ask me again